)]}'
{
  "commit": "0ef4c3f83b044a9ed4b49f4ebc9d8480ca9aa4fe",
  "tree": "661d91ebb556bb7ab3f8a36c3e97bec72dbb9ffd",
  "parents": [
    "3633d4fb4469f5bc4e6e1593b65c7fc93d3805bb"
  ],
  "author": {
    "name": "Yoshinori Sato",
    "email": "ysato@users.sourceforge.jp",
    "time": "Fri May 21 22:40:04 2021 +0900"
  },
  "committer": {
    "name": "Yoshinori Sato",
    "email": "ysato@users.sourceforge.jp",
    "time": "Fri May 28 21:14:24 2021 +0900"
  },
  "message": "sim: h8300 Fixed different behavior in preinc/predec.\n\n* sim-main.h (h8_typecodes): Add operand type OP_REG_DEC, OP_REG_INC.\n* compile.c (decode): Rewrite oprand type for specific case.\n(fetch_1): Add handling OP_REG_DEC and OP_REG_INC.\n(step_once): Fix operand fetch order.\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "b6d91c84be82c26675abfeae23281da0eb789aae",
      "old_mode": 33188,
      "old_path": "sim/h8300/ChangeLog",
      "new_id": "c07a592963b788cc3cff17fced5071c9c92c947e",
      "new_mode": 33188,
      "new_path": "sim/h8300/ChangeLog"
    },
    {
      "type": "modify",
      "old_id": "a45a676ad0e3dbe9556e4f97b510712aadc11bf1",
      "old_mode": 33188,
      "old_path": "sim/h8300/compile.c",
      "new_id": "01e9766790c8b6dd64068006c9d240d8bd0d9a80",
      "new_mode": 33188,
      "new_path": "sim/h8300/compile.c"
    },
    {
      "type": "modify",
      "old_id": "a0aa9ef1929a1f5c1cf9d097db269ffcd136b396",
      "old_mode": 33188,
      "old_path": "sim/h8300/sim-main.h",
      "new_id": "f27ba6827381de580e6b413e735bbb2e1a17d4c4",
      "new_mode": 33188,
      "new_path": "sim/h8300/sim-main.h"
    }
  ]
}