blob: 7e4a7a51275d06cb5603f22fb86a91a276ed1b53 [file] [log] [blame]
# frv testcase for fbgtlr $FCCi,$hint
# mach: all
.include "testutils.inc"
start
.global fbgtlr
fbgtlr:
set_spr_addr bad,lr
set_fcc 0x0 0
fbgtlr fcc0,0
set_spr_addr bad,lr
set_fcc 0x1 1
fbgtlr fcc1,1
set_spr_addr ok3,lr
set_fcc 0x2 2
fbgtlr fcc2,2
fail
ok3:
set_spr_addr ok4,lr
set_fcc 0x3 3
fbgtlr fcc3,3
fail
ok4:
set_spr_addr bad,lr
set_fcc 0x4 0
fbgtlr fcc0,0
set_spr_addr bad,lr
set_fcc 0x5 1
fbgtlr fcc1,1
set_spr_addr ok7,lr
set_fcc 0x6 2
fbgtlr fcc2,2
fail
ok7:
set_spr_addr ok8,lr
set_fcc 0x7 3
fbgtlr fcc3,3
fail
ok8:
set_spr_addr bad,lr
set_fcc 0x8 0
fbgtlr fcc0,0
set_spr_addr bad,lr
set_fcc 0x9 1
fbgtlr fcc1,1
set_spr_addr okb,lr
set_fcc 0xa 2
fbgtlr fcc2,2
fail
okb:
set_spr_addr okc,lr
set_fcc 0xb 3
fbgtlr fcc3,3
fail
okc:
set_spr_addr bad,lr
set_fcc 0xc 0
fbgtlr fcc0,0
set_spr_addr bad,lr
set_fcc 0xd 1
fbgtlr fcc1,1
set_spr_addr okf,lr
set_fcc 0xe 2
fbgtlr fcc2,2
fail
okf:
set_spr_addr okg,lr
set_fcc 0xf 3
fbgtlr fcc3,3
fail
okg:
pass
bad:
fail