blob: 9784f7a0fa817523768c470617ac016cf8a245b0 [file] [log] [blame]
; OpenRISC 1000 architecture. -*- Scheme -*-
; Copyright 2000-2019 Free Software Foundation, Inc.
; Contributed for OR32 by Johan Rydberg,
; Modified by Julius Baxter,
; Modified by Peter Gavin,
; Modified by Andrey Bacherov,
; This program is free software; you can redistribute it and/or modify
; it under the terms of the GNU General Public License as published by
; the Free Software Foundation; either version 3 of the License, or
; (at your option) any later version.
; This program is distributed in the hope that it will be useful,
; but WITHOUT ANY WARRANTY; without even the implied warranty of
; GNU General Public License for more details.
; You should have received a copy of the GNU General Public License
; along with this program; if not, see <>
(include "")
; The OpenRISC family is a set of RISC microprocessor architectures with an
; emphasis on scalability and is targetted at embedded use.
; The CPU RTL development is a collaborative open source effort.
(name or1k)
(comment "OpenRISC 1000")
(default-alignment aligned)
(insn-lsb0? #t)
(machs or32 or32nd)
(isas openrisc)
; Instruction set parameters.
; Name of the ISA.
(name openrisc)
; Base insturction length. The insns are always 32 bits wide.
(base-insn-bitsize 32)
(define-pmacro OR32-MACHS or32,or32nd)
(define-pmacro ORBIS-MACHS or32,or32nd)
(define-pmacro ORFPX32-MACHS or32,or32nd)
(define-pmacro ORFPX64A32-MACHS or32,or32nd) ; float64 for 32-bit machs
(for model)
(type boolean)
(comment "does not have delay slots")
(if (keep-mach? (or32 or32nd))
(name or1k32bf)
(comment "OpenRISC 1000 32-bit CPU family")
(insn-endian big)
(data-endian big)
(word-bitsize 32)
(file-transform "")
(name or32)
(comment "Generic OpenRISC 1000 32-bit CPU")
(cpu or1k32bf)
(bfd-name "or1k")
(name or32nd)
(comment "Generic OpenRISC 1000 32-bit CPU with no branch delay slot")
(cpu or1k32bf)
(bfd-name "or1knd")
; OpenRISC 1200 - 32-bit or1k CPU implementation
(name or1200) (comment "OpenRISC 1200 model")
(mach or32)
(unit u-exec "Execution Unit" () 1 1 () () () ())
; OpenRISC 1200 - 32-bit or1k CPU implementation
(name or1200nd) (comment "OpenRISC 1200 model with no branch delay slot")
(mach or32nd)
(unit u-exec "Execution Unit" () 1 1 () () () ())
(include "or1kcommon.cpu")
(include "or1korbis.cpu")
(include "or1korfpx.cpu")