)]}'
{
  "commit": "bf484e93483776072291c5cad2e289567d74c818",
  "tree": "c835425923f43be579228b97ca2b5b0688887e54",
  "parents": [
    "eb06e60a982e3903161252edf8fb8ae0c018c467"
  ],
  "author": {
    "name": "Faraz Shahbazker",
    "email": "fshahbazker@wavecomp.com",
    "time": "Wed Feb 02 11:17:22 2022 +0100"
  },
  "committer": {
    "name": "Mike Frysinger",
    "email": "vapier@gentoo.org",
    "time": "Fri Feb 04 19:37:25 2022 -0500"
  },
  "message": "sim: Allow toggling of quiet NaN-bit semantics\n\nIEEE754-1985 specifies the top bit of the mantissa as an indicator\nof signalling vs. quiet NaN, but does not define the precise semantics.\nMost architectures treat this bit as indicating quiet NaN, but legacy\n(pre-R6) MIPS goes the other way and treats it as signalling NaN.\n\nThis used to be controlled by a macro that was only defined for MIPS.\nThis patch replaces the macro with a variable to track the current\nsemantics of the NaN bit and allows differentiation between older\n(pre-R6) and and newer MIPS cores.\n\n2022-02-01  Faraz Shahbazker  \u003cfshahbazker@wavecomp.com\u003e\n\nsim/common/ChangeLog:\n\t* sim-fpu.c (_sim_fpu): New.\n\t(pack_fpu, unpack_fpu): Allow reversal of quiet NaN semantics.\n\t* sim-fpu.h (sim_fpu_state): New struct.\n\t(_sim_fpu): New extern.\n\t(sim_fpu_quiet_nan_inverted): New define.\n\nsim/mips/ChangeLog:\n\t* cp1.h (fcsr_NAN2008_mask, fcsr_NAN2008_shift): New.\n\t* mips.igen (check_fpu): Select default quiet NaN mode\n\tfor legacy MIPS.\n\t* sim-main.h (SIM_QUIET_NAN_NEGATED): Remove.\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "a05c57897ffa37ea12d29e727f2efafac643f7e3",
      "old_mode": 33188,
      "old_path": "sim/common/sim-fpu.c",
      "new_id": "276ad234174dc7319a405c3b305ef986dd1e1f50",
      "new_mode": 33188,
      "new_path": "sim/common/sim-fpu.c"
    },
    {
      "type": "modify",
      "old_id": "447621b5d7314e1b3b0d6bd9de89916358cbc921",
      "old_mode": 33188,
      "old_path": "sim/common/sim-fpu.h",
      "new_id": "b0b318cb2838939c71c1466ecf257deba0174212",
      "new_mode": 33188,
      "new_path": "sim/common/sim-fpu.h"
    },
    {
      "type": "modify",
      "old_id": "96c51a7b736dd165575f35ca3e2df5212855ad5e",
      "old_mode": 33188,
      "old_path": "sim/mips/cp1.h",
      "new_id": "d6d8a8874fd23e010ef20354547f5a15fea6bac3",
      "new_mode": 33188,
      "new_path": "sim/mips/cp1.h"
    },
    {
      "type": "modify",
      "old_id": "c5db5c2304fabf63fe1393fd857351f5cbe14bf5",
      "old_mode": 33188,
      "old_path": "sim/mips/mips.igen",
      "new_id": "b0c5e5995af2da50b7187cd420073d8e0a0d5fe8",
      "new_mode": 33188,
      "new_path": "sim/mips/mips.igen"
    },
    {
      "type": "modify",
      "old_id": "d724688a4348c93d0d767286bf4395d95b1961bb",
      "old_mode": 33188,
      "old_path": "sim/mips/sim-main.h",
      "new_id": "8e3e85f258559fb9a62c0f0c8d32c400c34f01b3",
      "new_mode": 33188,
      "new_path": "sim/mips/sim-main.h"
    }
  ]
}