)]}'
{
  "commit": "c0a98a853d5ccde35dca20ad5d7cea0a70e16d56",
  "tree": "5a5c318686f441523224c6657ee51419069c38ff",
  "parents": [
    "c8cb37347fde3ae12c943c2133a1043eece4c127"
  ],
  "author": {
    "name": "Nathan Huckleberry",
    "email": "nhuck@google.com",
    "time": "Fri Jun 30 22:43:40 2023 +0200"
  },
  "committer": {
    "name": "Jeff Law",
    "email": "jlaw@ventanamicro",
    "time": "Sat Jul 01 07:28:34 2023 -0600"
  },
  "message": "RISC-V: Add support for the Zvbc extension\n\nZvbc is part of the crypto vector extensions.\n\nThis extension adds the following instructions:\n- vclmul.[vv,vx]\n- vclmulh.[vv,vx]\n\nbfd/ChangeLog:\n\n\t* elfxx-riscv.c (riscv_multi_subset_supports): Add instruction\n\tclass support for Zvbc.\n\t(riscv_multi_subset_supports_ext): Likewise.\n\ngas/ChangeLog:\n\n\t* testsuite/gas/riscv/zvbc.d: New test.\n\t* testsuite/gas/riscv/zvbc.s: New test.\n\ninclude/ChangeLog:\n\n\t* opcode/riscv-opc.h (MATCH_VCLMUL_VV): New.\n\t(MASK_VCLMUL_VV): New.\n\t(MATCH_VCLMUL_VX): New.\n\t(MASK_VCLMUL_VX): New.\n\t(MATCH_VCLMULH_VV): New.\n\t(MASK_VCLMULH_VV): New.\n\t(MATCH_VCLMULH_VX): New.\n\t(MASK_VCLMULH_VX): New.\n\t(DECLARE_INSN): New.\n\t* opcode/riscv.h (enum riscv_insn_class): Add instruction class\n\t  support for Zvbc.\n\nopcodes/ChangeLog:\n\n\t* riscv-opc.c: Add Zvbc instruction.\n\nSigned-off-by: Nathan Huckleberry \u003cnhuck@google.com\u003e\nSigned-off-by: Christoph Müllner \u003cchristoph.muellner@vrull.eu\u003e\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "21a4dc8ae8b838646e56ee82d8f49d5bade1669c",
      "old_mode": 33188,
      "old_path": "bfd/elfxx-riscv.c",
      "new_id": "295e0d2c942624857aa505d8d73f8b1ed36a9c0c",
      "new_mode": 33188,
      "new_path": "bfd/elfxx-riscv.c"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "d9213b25b0154ffeddda508ac155031796c6b89b",
      "new_mode": 33188,
      "new_path": "gas/testsuite/gas/riscv/zvbc.d"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "c302d1eb0111f467785dd98140ed06f1305c9c0d",
      "new_mode": 33188,
      "new_path": "gas/testsuite/gas/riscv/zvbc.s"
    },
    {
      "type": "modify",
      "old_id": "9003200d2d40e0b8580c89d05924a8f0d72a1fc3",
      "old_mode": 33188,
      "old_path": "include/opcode/riscv-opc.h",
      "new_id": "6102feaa5577f4565f67938d31a0d769345020da",
      "new_mode": 33188,
      "new_path": "include/opcode/riscv-opc.h"
    },
    {
      "type": "modify",
      "old_id": "487856478f30e02c93c4a664110f9fe0add77888",
      "old_mode": 33188,
      "old_path": "include/opcode/riscv.h",
      "new_id": "783b1c01e52cfd17f6caec708baa14f46dd53586",
      "new_mode": 33188,
      "new_path": "include/opcode/riscv.h"
    },
    {
      "type": "modify",
      "old_id": "6e8313bac16d0bbb38c209ecc62d145d469cd90a",
      "old_mode": 33188,
      "old_path": "opcodes/riscv-opc.c",
      "new_id": "19a72903510c25ede928d05f6cb73d0025c4e0fb",
      "new_mode": 33188,
      "new_path": "opcodes/riscv-opc.c"
    }
  ]
}