; Options for the Tensilica Xtensa port of the compiler.

; Copyright (C) 2005-2021 Free Software Foundation, Inc.
;
; This file is part of GCC.
;
; GCC is free software; you can redistribute it and/or modify it under
; the terms of the GNU General Public License as published by the Free
; Software Foundation; either version 3, or (at your option) any later
; version.
;
; GCC is distributed in the hope that it will be useful, but WITHOUT ANY
; WARRANTY; without even the implied warranty of MERCHANTABILITY or
; FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
; for more details.
;
; You should have received a copy of the GNU General Public License
; along with GCC; see the file COPYING3.  If not see
; <http://www.gnu.org/licenses/>.

mconst16
Target Mask(CONST16)
Use CONST16 instruction to load constants.

mforce-no-pic
Target Mask(FORCE_NO_PIC)
Disable position-independent code (PIC) for use in OS kernel code.

mlongcalls
Target
Use indirect CALLXn instructions for large programs.

mtarget-align
Target
Automatically align branch targets to reduce branch penalties.

mtext-section-literals
Target
Intersperse literal pools with code in the text section.

mauto-litpools
Target Mask(AUTO_LITPOOLS)
Relax literals in assembler and place them automatically in the text section.

mserialize-volatile
Target Mask(SERIALIZE_VOLATILE)
-mno-serialize-volatile	Do not serialize volatile memory references with MEMW instructions.

TargetVariable
int xtensa_windowed_abi = -1

mabi=call0
Target RejectNegative Var(xtensa_windowed_abi, 0)
Use call0 ABI.

mabi=windowed
Target RejectNegative Var(xtensa_windowed_abi, 1)
Use windowed registers ABI.