| /* { dg-do compile } */ |
| /* { dg-options "-O -msve-vector-bits=256" } */ |
| |
| #include <stdint.h> |
| |
| typedef int64_t vnx2di __attribute__((vector_size (32))); |
| typedef int32_t vnx4si __attribute__((vector_size (32))); |
| typedef int16_t vnx8hi __attribute__((vector_size (32))); |
| typedef int8_t vnx16qi __attribute__((vector_size (32))); |
| typedef double vnx2df __attribute__((vector_size (32))); |
| typedef float vnx4sf __attribute__((vector_size (32))); |
| typedef _Float16 vnx8hf __attribute__((vector_size (32))); |
| |
| #define MASK_2(X) X, X |
| #define MASK_4(X) MASK_2 (X), MASK_2 (X) |
| #define MASK_8(X) MASK_4 (X), MASK_4 (X) |
| #define MASK_16(X) MASK_8 (X), MASK_8 (X) |
| #define MASK_32(X) MASK_16 (X), MASK_16 (X) |
| |
| #define INDEX_4 vnx2di |
| #define INDEX_8 vnx4si |
| #define INDEX_16 vnx8hi |
| #define INDEX_32 vnx16qi |
| |
| #define DUP_LANE(TYPE, NUNITS, INDEX) \ |
| TYPE dup_##INDEX##_##TYPE (TYPE values1, TYPE values2) \ |
| { \ |
| return __builtin_shuffle (values1, values2, \ |
| ((INDEX_##NUNITS) { MASK_##NUNITS (INDEX) })); \ |
| } |
| |
| #define TEST_ALL(T) \ |
| T (vnx2di, 4, 0) \ |
| T (vnx2di, 4, 2) \ |
| T (vnx2di, 4, 3) \ |
| T (vnx4si, 8, 0) \ |
| T (vnx4si, 8, 5) \ |
| T (vnx4si, 8, 7) \ |
| T (vnx8hi, 16, 0) \ |
| T (vnx8hi, 16, 6) \ |
| T (vnx8hi, 16, 15) \ |
| T (vnx16qi, 32, 0) \ |
| T (vnx16qi, 32, 19) \ |
| T (vnx16qi, 32, 31) \ |
| T (vnx2df, 4, 0) \ |
| T (vnx2df, 4, 2) \ |
| T (vnx2df, 4, 3) \ |
| T (vnx4sf, 8, 0) \ |
| T (vnx4sf, 8, 5) \ |
| T (vnx4sf, 8, 7) \ |
| T (vnx8hf, 16, 0) \ |
| T (vnx8hf, 16, 6) \ |
| T (vnx8hf, 16, 15) \ |
| |
| TEST_ALL (DUP_LANE) |
| |
| /* { dg-final { scan-assembler-not {\ttbl\t} } } */ |
| |
| /* { dg-final { scan-assembler-times {\tmov\tz[0-9]+\.d, d[0-9]} 2 { target aarch64_little_endian } } } */ |
| /* { dg-final { scan-assembler-times {\tdup\tz[0-9]+\.d, z[0-9]+\.d\[0\]} 2 { target aarch64_big_endian } } } */ |
| /* { dg-final { scan-assembler-times {\tdup\tz[0-9]+\.d, z[0-9]+\.d\[2\]} 2 } } */ |
| /* { dg-final { scan-assembler-times {\tdup\tz[0-9]+\.d, z[0-9]+\.d\[3\]} 2 } } */ |
| /* { dg-final { scan-assembler-times {\tmov\tz[0-9]+\.s, s[0-9]} 2 { target aarch64_little_endian } } } */ |
| /* { dg-final { scan-assembler-times {\tdup\tz[0-9]+\.s, z[0-9]+\.s\[0\]} 2 { target aarch64_big_endian } } } */ |
| /* { dg-final { scan-assembler-times {\tdup\tz[0-9]+\.s, z[0-9]+\.s\[5\]} 2 } } */ |
| /* { dg-final { scan-assembler-times {\tdup\tz[0-9]+\.s, z[0-9]+\.s\[7\]} 2 } } */ |
| /* { dg-final { scan-assembler-times {\tmov\tz[0-9]+\.h, h[0-9]} 2 { target aarch64_little_endian } } } */ |
| /* { dg-final { scan-assembler-times {\tdup\tz[0-9]+\.h, z[0-9]+\.h\[0\]} 2 { target aarch64_big_endian } } } */ |
| /* { dg-final { scan-assembler-times {\tdup\tz[0-9]+\.h, z[0-9]+\.h\[6\]} 2 } } */ |
| /* { dg-final { scan-assembler-times {\tdup\tz[0-9]+\.h, z[0-9]+\.h\[15\]} 2 } } */ |
| /* { dg-final { scan-assembler-times {\tmov\tz[0-9]+\.b, b[0-9]} 1 { target aarch64_little_endian } } } */ |
| /* { dg-final { scan-assembler-times {\tdup\tz[0-9]+\.b, z[0-9]+\.b\[0\]} 1 { target aarch64_big_endian } } } */ |
| /* { dg-final { scan-assembler-times {\tdup\tz[0-9]+\.b, z[0-9]+\.b\[19\]} 1 } } */ |
| /* { dg-final { scan-assembler-times {\tdup\tz[0-9]+\.b, z[0-9]+\.b\[31\]} 1 } } */ |