blob: 9035fbc877326fd31c40ed7daf2e8dc3b684b615 [file] [log] [blame]
# frv testcase for ftgt $FCCi_2,$GRi,$GRj
# mach: all
.include "testutils.inc"
start
.global ftgt
ftgt:
and_spr_immed -4081,tbr ; clear tbr.tt
set_gr_spr tbr,gr7
inc_gr_immed 2112,gr7 ; address of exception handler
set_bctrlr_0_0 gr7 ; bctrlr 0,0
set_spr_immed 128,lcr
set_gr_immed 0,gr7
set_gr_immed 4,gr8
set_spr_addr bad,lr
set_fcc 0x0 0
ftgt fcc0,gr7,gr8 ; should branch to tbr + (128 + 4)*16
set_spr_addr bad,lr
set_fcc 0x1 0
ftgt fcc0,gr7,gr8 ; should branch to tbr + (128 + 4)*16
set_psr_et 1
set_spr_addr ok2,lr
set_fcc 0x2 0
ftgt fcc0,gr7,gr8 ; should branch to tbr + (128 + 4)*16
fail
ok2:
set_psr_et 1
set_spr_addr ok3,lr
set_fcc 0x3 0
ftgt fcc0,gr7,gr8 ; should branch to tbr + (128 + 4)*16
fail
ok3:
set_spr_addr bad,lr
set_fcc 0x4 0
ftgt fcc0,gr7,gr8 ; should branch to tbr + (128 + 4)*16
set_spr_addr bad,lr
set_fcc 0x5 0
ftgt fcc0,gr7,gr8 ; should branch to tbr + (128 + 4)*16
set_psr_et 1
set_spr_addr ok6,lr
set_fcc 0x6 0
ftgt fcc0,gr7,gr8 ; should branch to tbr + (128 + 4)*16
fail
ok6:
set_psr_et 1
set_spr_addr ok7,lr
set_fcc 0x7 0
ftgt fcc0,gr7,gr8 ; should branch to tbr + (128 + 4)*16
fail
ok7:
set_spr_addr bad,lr
set_fcc 0x8 0
ftgt fcc0,gr7,gr8 ; should branch to tbr + (128 + 4)*16
set_spr_addr bad,lr
set_fcc 0x9 0
ftgt fcc0,gr7,gr8 ; should branch to tbr + (128 + 4)*16
set_psr_et 1
set_spr_addr oka,lr
set_fcc 0xa 0
ftgt fcc0,gr7,gr8 ; should branch to tbr + (128 + 4)*16
fail
oka:
set_psr_et 1
set_spr_addr okb,lr
set_fcc 0xb 0
ftgt fcc0,gr7,gr8 ; should branch to tbr + (128 + 4)*16
fail
okb:
set_spr_addr bad,lr
set_fcc 0xc 0
ftgt fcc0,gr7,gr8 ; should branch to tbr + (128 + 4)*16
set_spr_addr bad,lr
set_fcc 0xd 0
ftgt fcc0,gr7,gr8 ; should branch to tbr + (128 + 4)*16
set_psr_et 1
set_spr_addr oke,lr
set_fcc 0xe 0
ftgt fcc0,gr7,gr8 ; should branch to tbr + (128 + 4)*16
fail
oke:
set_psr_et 1
set_spr_addr okf,lr
set_fcc 0xf 0
ftgt fcc0,gr7,gr8 ; should branch to tbr + (128 + 4)*16
fail
okf:
pass
bad:
fail